

US009543427B2

(12) United States Patent

Kudou et al.

(54) SEMICONDUCTOR DEVICE AND METHOD FOR FABRICATING THE SAME

(71) Applicant: Panasonic Intellectual Property
Management Co., Ltd., Osaka (JP)

(72) Inventors: Chiaki Kudou, Toyama (JP); Haruyuki

Sorada, Toyama (JP); Tsuneichiro

Sano, Toyama (JP)

(73) Assignee: PANASONIC INTELLECTUAL PROPERTY MANAGEMENT CO.,

LTD., Osaka (JP)

(*) Notice: Subject to any disclaimer, the term of this

patent is extended or adjusted under 35

U.S.C. 154(b) by 0 days.

(21) Appl. No.: 14/820,555

(22) Filed: Aug. 7, 2015

(65) Prior Publication Data

US 2016/0071971 A1 Mar. 10, 2016

(30) Foreign Application Priority Data

Sep. 4, 2014 (JP) 2014-180139

(51) Int. Cl.

H01L 29/78 (2006.01)

H01L 29/08 (2006.01)

H01L 29/10 (2006.01)

H01L 29/423 (2006.01)

H01L 29/66 (2006.01)

(Continued)

(52) U.S. Cl.

CPC *H01L 29/7802* (2013.01); *H01L 21/32134* (2013.01); *H01L 21/32137* (2013.01); *H01L 29/0865* (2013.01); *H01L 29/1095* (2013.01); *H01L 29/42356* (2013.01); *H01L 29/42376*

(10) Patent No.: US 9,543,427 B2

(45) **Date of Patent: Jan. 10, 2017**

(2013.01); *H01L* 29/66712 (2013.01); *H01L* 21/02131 (2013.01); *H01L* 21/02266 (2013.01);

(Continued)

(58) Field of Classification Search

(56) References Cited

U.S. PATENT DOCUMENTS

5,175,119 A 12/1992 Matsutani 5,869,374 A 2/1999 Wu (Continued)

FOREIGN PATENT DOCUMENTS

JP 54-143076 11/1979 JP 3-036736 2/1991 (Continued)

Primary Examiner — Peniel M Gumedzoe
Assistant Examiner — Christopher Johnson
(74) Attorney, Agent, or Firm — McDermott Will &
Emery LLP

(57) ABSTRACT

A semiconductor device includes: semiconductor layer having an impurity region of a first conductivity type; a gate insulating layer, at least a part of the gate insulating layer positioned on the semiconductor layer; a gate electrode positioned on the gate insulating layer and having a first surface in contact with the part of the gate insulating film and a second surface opposite to the first surface; an interlayer insulating layer covering the gate electrode; and an electrode in contact with the impurity region. The gate electrode has a recess at a corner in contact with the second surface, in a cross section of the gate electrode perpendicular to a surface of the semiconductor layer. A cavity surrounded by the gate electrode and the interlayer insulating layer is positioned in a region including at least a part of the recess.

5 Claims, 10 Drawing Sheets

